A Si capping layer on a SiGe channel is essential to improve the interface properties between the SiGe channel and the gate insulator. Thus, devices with a Si capping layer should be analyzed to understand their electrical characteristics. In this thesis, a strained Si/SiGe heterojunction TFET is investigated via capacitance-voltage measurements, which are rapid and nondestructive. The C-V analysis method in a strained Si/SiGe heterojunction TFET is improved through TCAD simulations. Through a C-V analysis, important parameters pertaining to devices, such as the layer thicknesses and threshold voltages, can be extracted.
Introduction
Many researchers have studied the tunnel field-effect transistor (TFET), which has a low sub threshold swing (SS) and small leakage current, unlike metal-oxide semiconductor field-effect transistors (MOSFETs).
However, TFETs have the disadvantage of a low on-current value due to the high tunneling resistance ( Fig. 1.1) . To improve the current characteristics of TFETs, a SiGe channel is used because it has a narrow band gap compared to that with Si. Thus, the on-current can be increased and SS can be lowered.
However, SiGe devices have the critical issue of poor interface properties between the SiGe channel and the gate insulator owing to the high interface trap density. In order to realize superior interface properties, specific technologies have not yet been established. Therefore, a Si capping layer is inserted between the SiGe channel and gate insulator to reduce the trap density.
When a thick Si capping layer is grown, improved current properties arising from the narrow band gap cannot be obtained because tunneling occurs near the surface. Therefore, a thin Si capping layer should be grown on the SiGe channel. After forming a thin Si capping layer, layer information related to the Si capping layer must be analyzed to understand the device characteristics. The layer information can be obtained through transmission electron microscopy (TEM) and secondary ion mass spectroscopy (SIMS).
However, these techniques are destructive and slow. Therefore, a nondestructive and rapid technique by which the layer information can be obtained is desirable. Among these techniques, capacitance-voltage (C-V) characterization is widely used because it is rapid and nondestructive.
Previous works have addressed the Si/SiGe heterojunction capacitance of metal-oxide-semiconductor (MOS) capacitors. We extend the C-V characterization technique to TFETs with the charge centroid effect.
In this thesis, the Si/SiGe heterojunction capacitances of TFETs with n-type substrates are investigated by means of C-V characterization techniques. In addition, the charge centroid effect is added to extract accurate parameters. The thickness of the Si capping layer and the threshold voltages are extracted by analyzing the C-V data. The extracted parameters are then compared with the device structural information. 
Device Configuration
In previous studies, the C-V characterization of MOS capacitors was done to verify the thickness of the Si capping layer. To extract accurate parameters, the charge centroid effect, which considers the mismatch between the charge centroid and the physical interface, should be applied. In this thesis, a TFET with an n-type substrate is used in a simulation ( Fig. 2.1 ).
In order to investigate the C-V characteristics of the TFET with the ntype substrate, a Sentaurus™ TCAD simulation system from Synopsys Inc. Napp, the apparent carrier concentration, takes into account the contributions from all types of electrically active carriers, including both fixed and mobile charges. The Napp-VG curve can be calculated from the C-V value.
The absolute value of the apparent carrier concentration is plotted as a function of the gate voltage in Fig 3. 3. The two type of threshold voltage can be extracted from Napp-VG curve.
Two Type of Threshold Voltage
The threshold voltage can be extracted from the Napp-VG curve. VSiGe 
Approximate the Thickness of Si Capping Layer with C-V characteristics
To determine the approximate thickness of the Si capping layer, the Napp-xcharge curve should be plotted. The depletion width, xcharge, can be calculated by The thickness of the Si capping layer can be extracted from the second peak because the second peak refers to the inversion at the interface between the Si capping layer and the SiGe channel. From the Napp-xcharge curve, the approximate thickness of the 5 nm Si capping layer is 7.25 nm. Similarly, the approximate thicknesses of the 3 nm and 1 nm Si capping layer are 4.21 nm and 1.56 nm, respectively (Fig. 3.7, Fig. 3.8) . These results indicate that the approximate thickness is greater than the thickness of the Si capping layer. 
Modify the Thickness of Si Capping Layer with Centroid Effect

Introduction
There is a difference in the hole inversion distributions between a TFET and a MOS capacitor due to the source/drain region. While the hole distribution of a TFET with an n-type substrate is non-uniform in a direction lateral to the channel, the hole distribution of the MOS capacitance is uniform in an inversion state (Fig. 4.1) . In a TFET with an n-type substrate, a p-type drain makes the hole supply more efficient. Therefore, a hole inversion state can more easily arise near the drain. Thus, at the interface between the SiGe channel and the Si capping layer, the simulation result shows a higher hole density as the distance from the drain narrows. On the other hand, the hole density on the source side is lower owing to the n-type source. For this reason, a TFET with an n-type substrate and MOS capacitor have different C-V characteristics. 
Hole Centroid in the Si Capping Layer
Given that the centroid of the hole distribution during the inversion and accumulation states does not appear precisely at the physical interface, the centroid of the hole distribution should be considered when amending the approximation. Because it is difficult to calculate the centroid through a simple method, the peak of the carrier density (centroid) is calculated using a simulation tool. The definition of the centroid is as follows: 
Modified Thickness of Si Capping Layer
By subtracting the approximate thickness of the Si capping layer and the centroid at VTS, the modified thickness of the Si capping layer is calculated.
In this case, the modified thicknesses of 5 nm, 3 nm, and 1 nm Si capping layer are 5.20 nm, 3.17 nm, and 1.07 nm in Table 4 .1. Table II presents a summary of the data results in this work. Later, we will apply these results to the processed TFET with the n-type substrate. 
Conclusion
In this thesis, we investigated the C-V characteristics of a Si/SiGe heterojunction of a TFET with an n-type substrate to determine the thickness of the Si capping layer. Based on TCAD simulation results, we could identify the hump in the C-V curve which originates from the offset of the Si/SiGe interface. Through a calculation, we could extract the threshold voltage and approximate thickness of the Si capping layer from the Napp-VG and Napp-xd curve which differs from the C-V curve. In addition, we could determine the modified thickness of the Si capping layer when considering the effect of the centroid. 
